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For the ZEUS experiment at the HERA e-p collider m Hamburg a versatile and fast VME-based processor module has
been developed at NIKHEF-H . The single-slot wide VME module contains two INMOS T800 Transputers, each with private
memory, and a triple-port memory (TPM), accessible to both Transputers . Both Transputers have access to the VME bus,
while an external master can also access the TPM directly. The VME accesses proceed typically with 10 Mbyte/s . Three
application-specific integrated circuits (ASICs) handle the internal and external Transputer interfacing. The module combines
the VME environment with the parallel processing and link-oriented environment of the Transputer . Over 200 modules are
used in the data acquisition and event selection systems of ZEUS .
1 . Introduction
ZEUS is one of the two detectors at the HERA
electron-proton collider at DESY in Hamburg . In a
large detector like ZEUS with 250 000 electronic chan-
nels a parallel approach for readout and processing
of the data is necessary . Therefore, many processors
fetch the data and perform trigger calculations con-
currently . For these tasks a processor module has been
developed at NIKHEF [11 . In the module, two pro-
cessors (INMOS Transputers) have access to front-
end modules via the VME bus . Several subdetectors
of ZEUS use this module for reading out the data, for
trigger processing and for communication with other
systems [2-4] . Furthermore, the module is used for
event building [ 5 ] and for the global second-level trig-
ger [6] . The latter applications required that mem-
ory of the module had to be made accessible over the
VME bus .
The choice for the Transputer was based on :
i) the DMA-driven data transport over four serial
links, providing a simple means of communication
between Transputers in a network,
ii) the multitasking kernel with task switching
times ofjust a few Its,
iii) support in the occam language for parallel pro-
cessing and for interprocess communication and syn-
chronization, eliminating the need for an operating
system .
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The parallelism in the ZEUS on-line system is ge-
ometrical : Transputers fetch and process each apart
from the subdetector data . But pipeline parallelism is
also applied : data from subsequent events is simulta-
neously processed at different processing levels. Data
transport is carried out in parallel with data process-
ing. Statistical fluctuations are derandomized by ex-
tensive buffering . Each communication or processing
step takes less time than the average time between
events .
2 . Architecture of the 2TP-VME module
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The layout of the module is sketched in fig . 1 . The
2TP-VME module features:
i) two T800 (or T425) Transputers running at 20
MHz,
ü) 4 or 16 Mbyte of private memory (dynamic
RAM) per Transputer,
iii) 128 or 512 kbyte oftriple-port memory (TPM)
(static RAM), accessible to both Transputers and
from the VME bus; lockable for exclusive access by
one Transputer and allowing for read-modify-write
access from the VME bus,
iv) VME interface with :
. access to the VME bus by both Transputers,
. memory-mapped VME cycle generation,
. implementation ofmost VME cycle types, in-
cluding read-modify-write, block transfer indi-
visible cycles and interrupt acknowledge cycles,
. pipelined VME write cycles,
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4 bidirectional links
e a pipelined VME read cycle mode called
"postfetch mode",
" generation
	
of VME address modifiers
through programmable address modifier reg-
isters (eight per Transputer, corresponding to
different parts of the memory map),
*generation of the four most significant ad-
dress bits through a register (one per Trans-
puter) for access to the full 32-bit address range,
.routing of VME interrupt requests to the
event input of one of the Transputers and
of VME bus errors to the event input of the
Transputer causing a bus error,
e VME arbiter functions (no need for an exter-
nal arbiter if the 2TP-VME is the only master
in the VME crate) .
v) connection between the two Transputers for mu-
tual interrupt capability,
vi) external connections :
. RS-422 type balanced drivers/receivers for
external connections of all eight Transputer
links and additional logical signals via the VME
P2 connector,
" an input for a logical external signal (edge
sensitive) for each Transputer, routed to its
event input,
vii) 12 diagnostic front-panel LEDs to display
VME accesses and error conditions .
The module (fig . 2) occupies a single VME slot .
Two piggyback boards (fig . 3), each with a Trans-
puter, private memory and interface to the local bus
(implemented in ASIC "Z-LOC"), are plugged onto
a motherboard (fig . 4) with the TPM, the VME bus
interface (partially implemented in ASIC "Z-VME")
and drivers/receivers for the links .
4 bidirectional links
Fig. 1 . Architecture of the 2TP-VME module .
A link adapter board provides single Transputer
link connections . The board is placed at the rear ofthe
VME crate on the P2 connector . With the RS-422 in-
terface up to 50 m at 20 Mbit/s and up to 100 m at 10
Mbit/s can be bridged . If optical buffering is used, link
connections over more than 100 m are possible [51 .
The board also provides connections for control (re-
set, analyse, error) signals, enabling either Transputer
to be controlled individually . Alternatively, jumpers
on the board can be set such that control signals for a
network of 2TP-VME modules are daisy-chained .
3 . VME interface
3.1 . I'VE bus cycles
Access to on-board and off-board devices is
memory-mapped . The address range dedicated to
VME access is subdivided into segments to accom-
modate all types of VME cycles . There are four main
1-Gbyte segments used (two partially) for VME ac-
cess . Two provide a 1-Gbyte window on the VME
address space for cycles with 32-bit addresses . These
windows can be positioned with register 2 (see sec-
tion 3 .3) . The other two segments are subdivided into
smaller 16-Mbyte ones for 24-bit and 16-bit address
cycles . Each segment is associated with one of the
eight programmable address modifier registers, the
content of which is enabled onto the VME AM-lines
when a VME access is performed in the correspond-
ing Transputer memory segment .
The Transputer does not feature 8-bit read and
16-bit read/write cycles . Solutions have been found
to provide these nevertheless . In dedicated segments
normal 32-bit read and write cycles are mapped onto
24pins
high-density'
connector
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Fig . 2 . The 2TP-VME module with the piggyback boards and motherboard shown separately .
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Fig . 3 . Block diagram of the piggyback board .
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96pins DIN41612 Connector
to IaiKADAPTOR BOARD
Fig. 4 . Block diagram of the motherboard .
two VME D16 cycles : first a cycle for the high order
word and then a cycle for the low order word of the
Transputer long word. In other segments 32-bit read
and write cycles are mapped onto a single D 16 cycle .
Whether the low or high order word is read or written
is determined by the choice of the address segment .
VME D8 read cycles are provided in several segments
by a special mode with the byte to be read selected by
the A29 and A28 address bits .
Write cycles to VME bus slaves are performed in a
pipelined fashion, meaning that the VME interface in-
dependently performs the cycle after the address and
data have been received from the Transputer . The
Transputer can continue processing locally, while the
VME interface completes the VME cycle . Read cycles
in VME are not performed in such a pipelined fashion
unless the so-called "postfetch mode" is used .
3.2. Postfetch anode read cycles
A special pipelined read cycle type, called post-
fetch mode (PFM) read cycle, has been implemented
to speed up reading datablocks from VME. In post-
fetch mode the Transputer presents an address to
the VME bus, but does not wait for the read cycle
to finish ; instead it returns with the data present in
its local bus databuffers . This data is the result of
the previous PFM read cycle that was completed
while the Transputer was busy generating the next
address and/or transferring the data from its local
bus databuffers to local memory or to the TPM.
A special end-postfetch-mode instruction reads the
last data word . This pipelining of address generation
and cycle completion speeds up data block transfer
significantly (see section 5) .
3 .3. Control and status registers
Each Transputer on the 2TP-VME module has ac-
cess to four registers with the following functions :
register 0 : to determine the source of a Transputer
event input . The flagged event types are : VME in-
terrupt, VME bus error, external error signal, exter-
nal event signal, external event signal from the other
Transputer of the module, dynamic memory refresh
timeout .
register 1 : to set and inspect event flags (as specified
for register 0) under software control for test pur-
poses .
register 2 : to set the upper four VME address lines
(A28, A29, A30, A31) for 32-bit address cycles and to
control read-modify-write cycles and block transfer
cycles .
register 3 : to generate external outputs: a signal on the
external output or an event signal for the other Trans-
puter of the module .
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3.4 . Interrupt and event handling
The event pin of the Transputer is used to imple-
ment an interrupt facility. VME interrupts are routed
with jumpers to the event input of one of the two
on-board Transputers . A read cycle from a dedicated
memory segment provides the Transputer with the
interrupt vector and generates a VME interrupt ac-
knowledge cycle .
The source of an event can be determined from
register 0 . After taking appropriate action the event
flag has to be reset .
3.5 . Byte order
4. Data transfer rates
5. ASIC development
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The most/least significant byte order definition of
a 16-bit or 32-bit dataword in memory according to
the Transputer is opposite to the order as defined by
VME. The 2TP-VME module automatically performs
byte swapping by inverting the AO and A1 address bits .
As a result the ordering of bytes in 32-bit numbers to
be read/written by the module from/to VME memory
is as defined by the VME specification . The dataword
is to be found at the expected address .
Bytes in l6-bit datawords to be read/written by
the 2TP-VME module from/to VME memory are cor-
rectly ordered, but the dataword has a VME address
with the A1 address bit inverted . An individual byte
read/written by the module from/to VME memory
is placed at a VME address with both Al and AO
address bits inverted . Consequently, when the 2TP-
VME module writes an array of bytes representing a
character string to VME memory it is reversely or-
dered with respect to the VME specification . For ac-
cesses by a 2TP-VME module this effect is not no-
ticeable, but for accesses by another type of processor
board it usually is.
In table 1 the cycle times are given for access by the
Transputers to memory, either local or on the VME
bus . A transfer of data has to be set up first ; for a
Transputer block move this takes about 100 ns . In
table 2 measured data transfer times are presented
for large datablock sizes . Typically, with the modes
selected in the ZEUS systems transfers proceed with
about 10 Mbyte/s .
An important requirement for the module has been
the limitation of its width to a single VME slot . From
prototype modules it became clear that even with two
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Table 1
Memory access times. One ofthe Transputers has optimized
access to the TPM. Values for either Transputer are speci-
fied if different. Memory definition: PrivMem is the private
memory of the Transputer, TPM is the 2TP-VMEs triple-
port memory, VMEMem is the TPM of another 2TP-VME
module accessed via the VME bus
Memory access
	
Cycle time [ns]
From/to PrivMem 200
From/to TPM 150/200
To VMEMem 200
From VMEMem 440
From VMEMema 250
a Transfer in postfetch mode .
piggyback boards the number of components would
just not fit . Therefore, surface-mount technology was
applied and moreover two types of ASICs were also
developed. The ASIC on the piggyback board handles
the address decoding and contains the control and sta-
tus registers. The ASIC on the motherboard handles
most of the VME interfacing (with several state ma-
chines) and controls the local bus. The CMOS chips
made with 2 um laser technology [7] contain 5600
and 10000 transistors, respectively . With this tech-
nology no expensive masks are required and therefore
a second batch in case of errors in the design is rela-
tively cheap.
6. Concluding remarks
For the ZEUS experiment the 2TP-VME module
turned out to be applicable in various areas of the
on-line system . Working with Transputers is found to
be straightforward. The Transputer can be used as a
building block when constructing large processor sys-
tems . Programmers unexperienced in real-time and
parallel processing can quickly become productive be-
cause of the conceptually simple but effective support
for this type ofapplication in theOccam and parallel-
Cprogramming languages as used in ZEUS . These fac-
tors have led to a de facto standardization of Trans-
puters in both readout and second-level trigger sys-
tems of this experiment . Moreover, the versatility of
the 2TP-VME module has led to its use in other ex-
periments as well .
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Table 2
Measured read/write rates for 4096-word blocks of 32-bit
datawords using the Transputer block move instructions .
They are specified for either Transputer if different
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a Transfer in postfetch mode .
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